Latest revision as of 15:45, 21 January 2021

Abstract

Hard real-time systems have to satisfy strict timing constraints. To prove that these constraints are met, timing analyses aim to derive safe upper bounds on tasks’ execution times. Processor components such as caches, out-of-order pipelines, and speculation cause a large variation of the execution time of instructions, which may induce a large variability of a task’s execution time. The architectural platform also determines the precision and the complexity of timing analysis. This paper provides an overview of our timing-analysis technique and in particular the methodological aspects of interest to the verification community.

Original document

The different versions of the original document can be found in:

• http://www.cs.ox.ac.uk/people/bjoern.wachter/papers/vmcai10-invited.pdf

• http://embedded.cs.uni-saarland.de/literature/vmcai10.pdf,

https://link.springer.com/chapter/10.1007/978-3-642-11319-2_3,

https://dblp.uni-trier.de/db/conf/vmcai/vmcai2010.html#WilhelmABGHRWW10,

http://embedded.cs.uni-saarland.de/publications/vmcai10.pdf,

http://www.cs.ox.ac.uk/people/bjoern.wachter/papers/vmcai10-invited.pdf,

https://www.scipedia.com/public/Wilhelm_et_al_2010a,

http://dx.doi.org/10.1007/978-3-642-11319-2_3,

https://dx.doi.org/10.1007/978-3-642-11319-2_3,

https://dl.acm.org/citation.cfm?id=2127757,

https://rd.springer.com/chapter/10.1007/978-3-642-11319-2_3,

https://core.ac.uk/display/103655401,

https://academic.microsoft.com/#/detail/1549916137

• http://link.springer.com/content/pdf/10.1007/978-3-642-11319-2_3.pdf,

http://dx.doi.org/10.1007/978-3-642-11319-2_3

• https://opus.bibliothek.uni-augsburg.de/opus4/frontdoor/index/index/docId/69878,

https://doi.org/10.1007/978-3-642-11319-2_3