Abstract

In this paper, an error analysis is presented to aid the design of a pipeline multi-bit front-end stage. It is demonstrated and quantified how the capacitor matching requirement can be reduced in high-resolution pipeline ADCs. The paper continues by analyzing the optimal design for low power of the scaled back-end stages. Finally, a model is proposed to estimate the power per stage, and hence total power consumption of the pipeline ADC.


Original document

The different versions of the original document can be found in:

http://dx.doi.org/10.1109/iscas.2005.1464999
http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=1464999,
https://dblp.uni-trier.de/db/conf/iscas/iscas2005-3.html#QuinnR05a,
http://dx.doi.org/10.1109/ISCAS.2005.1464999,
https://doi.org/10.1109/ISCAS.2005.1464999,
http://doi.org/10.1109/ISCAS.2005.1464999,
https://www.narcis.nl/publication/RecordID/oai%3Apure.tue.nl%3Apublications%2Fd6687039-1ad7-4e4b-ac3a-23086c61b091,
https://academic.microsoft.com/#/detail/2171623652
Back to Top

Document information

Published on 31/12/04
Accepted on 31/12/04
Submitted on 31/12/04

Volume 2005, 2005
DOI: 10.1109/iscas.2005.1464999
Licence: CC BY-NC-SA license

Document Score

0

Views 1
Recommendations 0

Share this document

claim authorship

Are you one of the authors of this document?