International audience; In a software development lifecycle, it is often more than half of the development time that is dedicated to verification activities. Formal methods offer new possibilities for verification. In the specification phase, simulation or model-checking allow users to detect errors in models. In the implementation phase, analysis techniques, like static analysis, make the verification tasks more exhaustive and more automatic. In this context, we propose to take advantage of these methods to improve embedded software development processes based on the V-model.
Document type: Part of book or chapter of book
Are you one of the authors of this document?