Abstract

International audience; The reduced code linearity test technique for pipeline ADCs consists in measuring some judiciously selected codes which contain the information about the linearity of the converter as opposed to the standard histogram technique that considers indiscriminately all codes. This technique dramatically reduces the static test time for pipeline ADCs. In this paper, we identify some limitations in the existing version of the technique and we provide solutions to enhance its accuracy. The enhanced technique is applied to a 12-bit 2.5-bit/stage pipeline ADC.


Original document

The different versions of the original document can be found in:

http://dx.doi.org/10.1109/ets.2012.6233009
http://yadda.icm.edu.pl/yadda/element/bwmeta1.element.ieee-000006233009,
http://dx.doi.org/10.1109/ETS.2012.6233009,
https://ieeexplore.ieee.org/document/6233009,
https://hal.archives-ouvertes.fr/hal-00744573,
https://academic.microsoft.com/#/detail/2065670053
Back to Top

Document information

Published on 01/01/2012

Volume 2012, 2012
DOI: 10.1109/ets.2012.6233009
Licence: CC BY-NC-SA license

Document Score

0

Views 0
Recommendations 0

Share this document

claim authorship

Are you one of the authors of this document?