We propose an optical flow processor, which allows real-Time processing of WXGA 30-fps at 178.3 MHz. By introducing the SOR method and a pipeline operation for the Gauss-Seidel method to the iterative flow calculation, computational complexity can be reduced to 14.5% when compared to the previous HOE processor. We decreased the area of the embedded memory by using the image division method, applying line memory, and optimizing the computation word length. The core size of the designed processor is 16.82 mm2 in 90 nm process technology, which is approximately 5% of the previous HOE processor. The processor can operate completely in parallel, which ensures high-resolution scalability. © 2015 IEEE.

18th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2015; Belgrade; Serbia; 22 April 2015 through 24 April 2015; Category numberE5519; Code 116884

Original document

The different versions of the original document can be found in:

Back to Top

Document information

Published on 01/01/2015

Volume 2015, 2015
DOI: 10.1109/ddecs.2015.36
Licence: CC BY-NC-SA license

Document Score


Views 0
Recommendations 0

Share this document


claim authorship

Are you one of the authors of this document?