Reconfigurable asynchronous pipelines: From formal models to silicon

Abstract

Dataflow pipelines are widely used in the design of high-throughput computation systems. Real-life applications often require dynamically reconfigurable pipelines to differently process data items or adjust to the current operating mode. Reconfigurable synchronous pipelines are known since 1980s and are well supported by formal models and tools. Reconfigurable asynchronous pipelines on the other hand, have neither a formal behavioural model, nor mature EDA support, making them unattractive to industry. This paper presents a model and an open-source tool for the design and verification of reconfigurable asynchronous pipelines, and validates this approach in silicon.

Original document

The different versions of the original document can be found in:

• https://eprint.ncl.ac.uk/fulltext.aspx?url=249434/9E640175-E44D-43DA-9507-8D1E138F4C13.pdf&pub_id=249434

• http://xplorestaging.ieee.org/ielx7/8337149/8341968/08342264.pdf?arnumber=8342264,

http://dx.doi.org/10.23919/date.2018.8342264

• https://dblp.uni-trier.de/db/conf/date/date2018.html#SokolovGM18,

https://eprint.ncl.ac.uk/249434,

https://ieeexplore.ieee.org/document/8342264,

https://eprint.ncl.ac.uk/file_store/production/249434/9E640175-E44D-43DA-9507-8D1E138F4C13.pdf,

https://eprints.ncl.ac.uk/243383,

https://doi.org/10.23919/DATE.2018.8342264,

https://academic.microsoft.com/#/detail/2786033663