Abstract

International audience; Increasing vulnerability of transistors and interconnects due to CMOS technology scaling is continuously challenging the reliability of future electronic circuits and systems. Lifetime reliability is gaining attention over performance as a design factor even for lower-end commodity applications. In this paper we propose an effective hybrid fault-tolerant architecture able to deal with permanent and transient faults in combinational parts of pipelined cores. The principle consists in triplicating the combinational logic parts but, unlike TMR, only two copies run in parallel while the third one remains in standby until an error is detected. We have implemented this approach on a MIPS microprocessor as case study. Experiments show that our approach is comparable to TMR in terms of area with a notable power saving and offers a full protection against transient and permanent faults.


Original document

The different versions of the original document can be found in:

http://dx.doi.org/10.1109/ets.2015.7138733
https://dblp.uni-trier.de/db/conf/ets/ets2015.html#WaliVBDG15,
https://ieeexplore.ieee.org/document/7138733,
https://academic.microsoft.com/#/detail/1493708942
Back to Top

Document information

Published on 01/01/2015

Volume 2015, 2015
DOI: 10.1109/ets.2015.7138733
Licence: CC BY-NC-SA license

Document Score

0

Views 1
Recommendations 0

Share this document

claim authorship

Are you one of the authors of this document?