(Created page with " == Abstract == Processor simulators are important parts of processor design toolsets in which they are used to verify and evaluate the properties of the designed processors....")
 
m (Scipediacontent moved page Draft Content 587951443 to Jaaskelainen et al 2007a)
(No difference)

Revision as of 09:59, 29 September 2020

Abstract

Processor simulators are important parts of processor design toolsets in which they are used to verify and evaluate the properties of the designed processors. While simulating architectures with independent function unit pipelines using simulation techniques that avoid the overhead of instruction bit-string interpretation, such as compiled simulation, the simulation of function unit pipelines can become one of the new bottlenecks for simulation speed. This paper evaluates several resource conflict detection models, commonly used in compiler instruction scheduling, in the context of function unit pipeline simulation. The evaluated models include the conventional reservation table based-model, the dynamic collision matrix model, and an finite state automata (FSA) based model. In addition, an improvement to the simulation initialization time by means of lazy initialization of states in the FSA-based approach is proposed. The resulting model is faster to initialize and provides comparable simulation speed to the actively initialized FSA.

Document type: Part of book or chapter of book

Full document

The PDF file did not load properly or your web browser does not support viewing PDF files. Download directly to your device: Download PDF document

Original document

The different versions of the original document can be found in:

  • [ ]


DOIS: 10.1016/j.sysarc.2008.04.002 10.1007/978-3-540-73625-7_25

Back to Top

Document information

Published on 01/01/2007

Volume 2007, 2007
DOI: 10.1016/j.sysarc.2008.04.002
Licence: CC BY-NC-SA license

Document Score

0

Views 0
Recommendations 0

Share this document

claim authorship

Are you one of the authors of this document?