Scipediacontent: Scipediacontent moved page Draft Content 857535731 to Gatt et al 2018a

2021-02-03T16:20:59Z

Scipediacontent moved page Draft Content 857535731 to Gatt et al 2018a

Scipediacontent: Created page with " == Abstract == This paper presents the design and implementation of a high-level test bench for high-speed multi-FPGA pipelines, to model and simulate architectures that gat..."

2021-02-03T16:20:56Z

Created page with " == Abstract == This paper presents the design and implementation of a high-level test bench for high-speed multi-FPGA pipelines, to model and simulate architectures that gat..."

New page

== Abstract ==

This paper presents the design and implementation of a high-level test bench for high-speed multi-FPGA pipelines, to model and simulate architectures that gather and process large amounts of data. The test bench was successfully employed in a nuclear particle detector system, forming part of a large physics experiment. The design under test consists of three main stages. The first stage simulates the acquisition of the analog input data, providing designers with a means to verify correct operation with unlimited input variation, be it actual or generated data. The second stage, which contains multiple hierarchies of FPGAs, comprises the actual detector firmware design. The last stage is divided into two modules: data acquisition and triggering, which are based on non-synthesizable VHDL features. The simulated system has been verified against the provided technical documentation. Each module was individually tested; subsequently, integration testing of the entire pipeline was carried out to ascertain its physical correctness across design corners. The upfront costs in terms of time and resources required to set up the environment are outweighed by the benefits of having such a system, which range from the scalability, predictability and manageability of modular systems to overcome the associated limitations of high-speed synthesis and instrumentation. Hence, factoring high-level test benches in the design pipeline becomes not just an asset but an invaluable tool for the optimization, testing and verification of complex high-speed designs.

== Original document ==

The different versions of the original document can be found in:

* [https://www.um.edu.mt/library/oar/bitstream/123456789/59050/1/HLTB_design_for_high-speed_multi-FPGA_pipelines_2017.pdf https://www.um.edu.mt/library/oar/bitstream/123456789/59050/1/HLTB_design_for_high-speed_multi-FPGA_pipelines_2017.pdf]

* [http://xplorestaging.ieee.org/ielx7/8283844/8291994/08292109.pdf?arnumber=8292109 http://xplorestaging.ieee.org/ielx7/8283844/8291994/08292109.pdf?arnumber=8292109],
: [http://dx.doi.org/10.1109/icecs.2017.8292109 http://dx.doi.org/10.1109/icecs.2017.8292109]

* [https://dblp.uni-trier.de/db/conf/icecsys/icecsys2017.html#MagriCBGG17 https://dblp.uni-trier.de/db/conf/icecsys/icecsys2017.html#MagriCBGG17],
: [https://academic.microsoft.com/#/detail/2785340529 https://academic.microsoft.com/#/detail/2785340529]

← Older revision	Revision as of 16:20, 3 February 2021
(No difference)

Gatt et al 2018a - Revision history

Scipediacontent: Scipediacontent moved page Draft Content 857535731 to Gatt et al 2018a

Scipediacontent: Created page with " == Abstract == This paper presents the design and implementation of a high-level test bench for high-speed multi-FPGA pipelines, to model and simulate architectures that gat..."