Abstract

Future reliability of general-purpose processors (GPPs) is threatened by a combination of shrinking transistor size, higher clock rates, reduced supply voltages, and other factors. It is predicted that the occurrence of arbitrary transient faults, or soft errors, will dramatically increase as these trends continue. The authors develop and evaluate a fault-tolerant microprocessor architecture that detects soft errors in its own data pipeline. This architecture accomplishes soft error detection through time redundancy, while requiring little execution time overhead. Our approach, called REESE (REdundant Execution using Spare Elements), first minimizes this overhead and then decreases is even further by strategically adding a small number of functional units to the pipeline. This differs from similar approaches in the past that have not addressed ways of reducing the overhead necessary to implement time redundancy in GPPs.


Original document

The different versions of the original document can be found in:

http://dx.doi.org/10.1109/dsn.2001.941424
http://ieeexplore.ieee.org/document/941424,
https://www.cs.ucsb.edu/~chong/290N-F06/reese.pdf,
https://academic.microsoft.com/#/detail/2119299082
Back to Top

Document information

Published on 01/01/2002

Volume 2002, 2002
DOI: 10.1109/dsn.2001.941424
Licence: CC BY-NC-SA license

Document Score

0

Views 0
Recommendations 0

Share this document

Keywords

claim authorship

Are you one of the authors of this document?